

## Random Testing of 3-cell NPSF in memories using LFSR and NLFSR

K L V Ramana Kumari<sup>1</sup>, M Asha Rani<sup>2</sup>, N Balaji<sup>3</sup>, K Damodar Rao<sup>4</sup>

### Abstract

This paper proposes a new check analysis method for testing of NPSF defects in wide range access memories. LFSR and NLFSR's are used as address generators to select a particular cell in the memory. Single bit change sequences are used as test patterns to find the active faults. It has one fault cell and two forced unit. It is used to perceive the ANPSF impact on base cell by way of switching of patterns in the corresponding deleted neighborhood cells. The whole ANPSF ideal structure for memory testing is advanced the use of Verilog HDL. The random testing method gives the better performance than the conventional methods. The testing method is implemented using Vivado 14.7 and Nexys four DDR Artix 7 FPGA board.

**Keywords:** Active Neighborhood Pattern Sensitive Fault (ANPSF), Three cell neighborhood, Hamiltonian and Gray pattern generator, Vivado 14.7, Nexys Artix Seven.

### I. INTRODUCTION

Fast enlarge of closeness inside the built-in circuits has an immediate impact on memory. On other hand, the capability of arbitrary-access memory chips rise, for that reason enhances the test process and cost; on the opposite hand, closeness of memory laps grows, consequently extra failure modes and faults acquired be seized under consideration so as to get a sincere best product. [1] Accordingly, there are two conflicting constraints that require to be addressed when taking a test algorithm, lowering quantity of memory operations so as to permit wide capacity memories to be examined. The block subsists of a base cell along with consequently the excluded block, the bottom unit is that the unit underneath test. The neighborhood with the bottom cell excluded is named the excluded block. NPSFs are frequently viewed with reference to all eight excluded neighborhood cells [3]. The proposed approach compresses the overall setup constraint when in variation with the traditional method and the ANPSF structure is passed down to identify the inaccurate pattern according to the excluded locale cells. This journal is inventoried as follows. phase II explains about the faults, LFSR and NLFSR shift registers. Phase III proposed methodology for ANPSF testing. Section IV illustrates the stimulation results and forming report with the FPGA implementation on Nexys Artix 7. Section V about the conclusion.

### II. PATTERN SENSITIVE FAULT MODEL

---

<sup>1</sup>Electronics and Communication Engineering Department, VNRVJIET, Nizampet, 500090, India

<sup>2</sup>Electronics and Communication Engineering Department, JNTUH, Hyderabad, 500085, India

<sup>3</sup>Electronics and Communication Engineering Department, JNTUK, Kakinada, 533005, India

<sup>4</sup>VLSI System Design, VNRVJIET, Nizampet, 500090, India

## Random Testing of 3-cell NPSF in memories usingLFSR and NLFSR

A pattern Sensitive fault may take place when the value of cell or the ability to change the value is influenced by the value of other cells in the memory.[4] The NPSF consists of a base cell and the deleted neighborhood. The base cell is the cell under test. The neighborhood with the base cell excluded is called the deleted neighborhood. The NPSFs are of three types.[4]


### Types of NPSF

Types of NPSFs are classified based on the transitions of base cell and deleted neighborhood cells.

Passive NPSF: The base cell failed to change its value by the influence of neighborhood cells.[5]

Static NPSF: The neighborhood cells forced to change the value of the base cell.[5]Active NPSF: The base value transition changes occurs due to the change in single transition of the neighborhood cells.[5]


### III. Proposed Methodology for ANPSF Testing



**Fig.1 ANPSF Proposed Method**

#### Linear Feedback shift Register

In Digital circuits a shift register is a type of sequential logic circuit, mainly for storage of digital data. A LFSR be a shift register whose enter bit is linear characteristic of its preceding state, the LFSR usually used linear characteristic of single bits is exclusive-or (XOR).[6] LFSR has a well-chosen feedback function that can produce a sequence of bits that appears random and has a very long cycle. The LFSR have to be initialized, with seeded nonzero value. This can be constructed from simple shift registers with a small number of exor gates and mainly used for Random number generation, counters and error checking and correction [6]. The advantages of LFSR are it has a very little hardware and high- speed operation.The LFSR can be constructed from a degree n primitive polynomial.




**Fig.2 Block Diagram of LFSR**

#### Non-Linear Feedback shift Register

## Random Testing of 3-cell NPSF in memories using LFSR and NLFSR

A Non-linear feedback register (NLFSR) is a shift register whose enter bit ought to additionally be a Non-linear characteristic of its preceding state. The NLFSR gives correct fault coverage when evaluate to LFSR. It consumes low power when evaluate to LFSR. The NLFSR can be constructed from a degree n primitive polynomial [6].




**Fig.3 Block Diagram of NLFSR**

### A. ANPSF Architecture

The figure of ANPSF illustration, LFSR/NLFSR procures an ordered arrangement being address beacon to write/read data into memory.[7] The LFSR/NLFSR is used as an address generator for selection of row and column of the memory. When write\_read signal is high the address registered with the patterns from the chosen sequence is drafted in to 3 type neighborhood cells.[8] When the write\_read signal is low the input sequences are generated from the selection of row and column, A negligence patterning may take place, if there is a conversion of base cell on detected of any transition on the deleted local cells. The output of middle bits from the memory and the input centrebits are compared using the exor. The comparator determines that the output is fault free or types of faults (Active faults).

### IV. Simulation Results For LFSR


The simulation results for testing the memory for detecting the ANPSF faults.




**Fig.4 ANPSF Fault Free Identification of Fault free condition by showing all the C1 register values 0000000000000000.**

**Active Left Faults (Hamiltonian Sequences)**

When there is a rise transition take place in the sequence of the left bits 000 to 100, the base value changesto 0 as 1.011 to 111, the base value changes to 1 as 0.



**Fig.5 Identification of Active Left Rise Fault by showing the change in C2 as 000000000100010.**




**Fig.6 Identification of Active Left Fall Fault by showing the change in C2 as 000000010001000.**


## Random Testing of 3-cell NPSF in memories using LFSR and NLFSR

### A. Simulation Results For NLFSR Active Right Faults (Gray Sequences)

When there is a rise transition take place in the sequence of the right bits 000 to 001 the base value changes to 0 as 1. 110 to 111, the base value changes to 1 as 0.




**Fig.7 Identification of Active Right Rise Fault by showing the change in C2 as 0010001000000000.**



**Fig.8 Identification of Active Right Fall Fault by showing the change in C2 as 1000100000000000.**


## B. FPGA Implementation of Memory

If row=5, column=4 when w\_r=1 input=110, w\_r=0 output=110 are shown below.



**Fig.9 FPGA Implementation of Memory on NexysArtix 7 FPGA**

If row=5, column=4 when w\_r=1 input=011, w\_r=0 output=011



**Fig.10 FPGA Implementation of Memory on Nexys Artix 7 FPGA**

**C. Synthesis Report**

The synthesis report of ANPSF fault is generated using Xilinx ISE tool.

| Parameters                          | Device Utilization |
|-------------------------------------|--------------------|
| Slice Registers                     | 37                 |
| Flipflops                           | 37                 |
| Slice LUTs                          | 69                 |
| Occupied Slices                     | 45                 |
| LUT Flipflop pairs                  | 72                 |
| Fully used LUT pairs                | 34                 |
| Clock Period(ns)                    | 1.921              |
| Maximum Frequency (MHz)             | 520.874            |
| Input Arrival time(ns) before clock | 1.538              |
| Output Arrival time(ns) after clock | 0.746              |

**V. Conclusion**

Random testing of Three cell NPSF testing is performed in this paper. LFSR and NLFSR are used as address generators to select the particular cell in the memory, Hamiltonian and gray pattern is applied as test pattern on the cell. Read the centre cell value from the memory, and determine the type of fault as per the bit positions of the centre cell. The testing operation is implemented using Artix seven FPGA board.

**References**

1. In 2019 N. Varun Teja and E. Prabhu has defined on test pattern generation using NLFSR.
2. In 2002, other efficient detecting faults and testing the patterns were proposed which involved multiple backgrounds.
3. Huzum, P. Cascaval, “A Multiback ground March Test for Static Neighborhood Pattern-Sensitive Faults in Random-Access Memories” 2012.
4. Anu Samanta, Mousumi Saha, Ajay Kumar Mahato “BIST Design for Static Neighborhood Pattern Sensitive Fault Test”, International Journal of Computer Applications, iC3S-2012.
5. Muddapu Parvathi, N. Vasantha, K. Satya Prasad, “Modified March C with Concurrency in Testing, For Embedded Memory Applications”, International Journal of Electrical and Computer Engineering (IJECE), Vol.2, No.5, October 2012, pp. 571-576, ISSN: 2088-8708.



6. M. Miroschnyk and D. Karaman has proposed a practical method for sequence generator using non-linear feedback shift registers.
7. “Essentials of Electronic Testing for Digital, Memory and Mixed Signal Vlsi Circuits”, by Michael L. Bushnell, Vishwani D. Agrawal, Kluwer Academic Publishers, New York, Boston, Dordrecht, London, Moscow, eBook ISBN: 0-306-47040-3.
8. Julie R.R., Wan Zuha W.H and R.M. Sidek, “12N Test Procedure for NPSF Testing and Diagnosis for SRAMs”, ICSE 2008 Proc., Johor Bahru, Malaysia, 1-4244-2561- 7/08/2008 IEEE, PP: 430-435.