A Systematic Review and Research of Energy Efficient Evaluation in WSNs

Main Article Content

G.Venkatesan, Dr.N.Ramadass


This research provides a blueprint for the energy efficient assessment of sensor node architectures with a couple of low-end processors and radio as well as a couple of high-ended, high-end energy-performance processor and radio systems and includes the methodologies and techniques for the assessment of power efficiency in WSNs. The presentation of an interface for a coprocessing device dynamically reconfigurable for a wireless sensor node. The hardware accelerator is tailored to manage sensor data streams which cannot be managed effectively by micro-controllers with low power. The use of reconfigurable computing mechanisms achieves high energy efficiency. The design specifics involve many, specialized and reconfigurable processing steps. The size of the reconfiguration data is reduced using several reconfiguration levels for a fast and efficient dynamic reconfiguration.

The second document describes that such nodes may provide a highly dynamic range of applications from basic temperature measurement collections or motion sensing to advanced sensor data signal processing. Our model discusses trade-offs in energy efficiency in connection with which processor and radio to select for each mission. To do this we have a general Semi-Markov Decision model, one with dynamic and one with static interconnect, to optimize the asymptotic existence of two alternative designs. The resulting models are simulated and implemented in the measurements recorded on an existing two-radios platform and two processors. Our findings demonstrate how the benefits of such a system can be quantified for each component's energy consumption properties. Moreover, on the basis of our power budget estimate, we infer that, considering the energy overhead of such systems, the conception of a reconfigurable link between multiple processors and radios would result in efficiency gains.

A definition of periodic dynamic reconfiguration of a limited heterogeneous data path may lead to suitable device solutions for the target domain. To respond, the effect of the overhead reconfiguration on the overall effectiveness of the device is closely observed. Our tests therefore demonstrate the low energy consumption obtained in processors and ASICs, the low reconfiguration overhead and the particular architectural area in the design space.

The case study from certain papers has demonstrated that the heterogeneous cluster architecture expands the conventional parallel processor cluster with an IPA accelerator. Although programmable processors ensure programming that is legacy for simple peripherals management, the download of the data-intense and control-intensive kernels to the IPA can lead to substantially higher device level performance and energy efficiency.


Article Details